Abstract-This paper proposes a low-power design guideline for high speed ADCs, and a low-power ADC with this design guideline is fabricated in a 0.13Pm CMOS process. The experimental results show that the effective number of bit (ENOB) is 5.16 at the sampling frequency of 1 GHz, and the resolution bandwidth (ERBW) is higher than 500 MHz at 700MS/s. Due to the high input bandwidth and low power consumption, this ADC is very suitable for UWB systems.
I. INTRODUCTION
In recent years, with the growth of wireless communications, ultra wideband (UWB) technique [1] is extensively used in many applications, which has the feature of high bandwidth and low interference. Analog-to-digital converter (ADC) is an important component in the transceivers of UWB systems to digitalize analog signals. In portable wireless applications, the power consumption determinates the system working time because the power of systems is usually supplied by batteries. Reducing the power consumption has become an interesting topic in the design of high speed ADCs, such as flash ADCs.
For today's flash ADC design resistive averaging [2] is proposed to reduce the offset voltage. However, overrange preamps are needed to relax the boundary problem caused by the resistive averaging. These additional preamps restrict the input range and increase the total power dissipation of flash ADCs. Therefore, a technique called 'averaging termination' is proposed to solve the boundary problem [3] . Nevertheless, the effect of averaging termination relies on the matching of termination resistors. Another structure with distributed sample-and-hold and offset cancellation is addressed in [4] , and the sampling frequency is 1.2 GHz.
In this paper, the proposed design guideline helps reduce the power dissipation further. With this design guideline, the designer can find the proper bias condition for preamps, and the power consumption of preamps can be reduced while maintaining the same performance. Based on the design guideline and the structure in [4] , a high-speed and low-power flash ADC is designed and fabricated in a 0.13-Pm CMOS process. The experimental results show that the accuracy and input bandwidth of the proposed ADC satisfy the requirements of multiband frequency-division multiplexing UWB systemresolution of 5 bit and input bandwidth of 333MHz.
The remainder of the paper is organized as follows: Section II describes the architecture of the ADC. Then, the design guideline of preamps and its derivation are mentioned in Section III. Section IV presents the measurement results of the proposed ADC. Finally, Section V is the conclusion.
II. ADC ARCHITECTURE
The architecture of the proposed ADC is shown in Figure 1 In this architecture, 8-2-2-2 capacitive interpolation is adopted, so 65 reference levels are generated without any resistor reference ladders. This approach reduces the power consumption and area taken by the reference ladders. According to the analysis in [4] , the 2× interpolation can achieve the optimization between the bandwidth and power consumption. Therefore, we adopt 2× interpolation except for first stage preamps. [4] is
(1) C p is the parasitic capacitance of preamps, C s is the capacitance of the sampling capacitor, v OS,N is the offset of Nstage preamp without offset cancellation. In this case, N = 4. According to the equation of input referred offset, we know the parasitic capacitance of preamps must be small. To avoid the large parasitic capacitance, the bottom plate sampling is used for the connection of sampling capacitance. The preamp adopted in the proposed ADC is shown in Figure 3 . It consists of a differential pair, a tail current source and resistive loads. The wide output swing and good linearity are the advantages of resistive loads, especially for low supply voltage operation. Because common-mode voltage is the summation of drain-to-source voltages of two transistors, it is usually designed at a higher voltage, larger than 1/2 V DD , when the supply voltage is low. Thus, the pMOS is selected as the feedback switch of preamps due to the better conductivity than the nMOS at higher voltage.
III. THE DESIGN OF PREAMPS
The preamp has the capability of amplifying the difference between input signal and reference voltage. This amplification function reduces the input-referred offset, and the static performance is enhanced. Besides, the bandwidth and power consumption of preamps usually dominate the operating speed and power consumption of flash ADCs. Therefore, the preamp is one of the most important components in flash ADCs. Welldesigned preamps usually lead to well-designed flash ADCs. In this proposed ADC, a design guideline for preamp is adopted. With this design guideline the preamp achieves maximum bandwidth in fixed power and gain. The derivation and analysis of this design guideline are based on g m / I d method [5] .
A. g m / I D Method
In modern CMOS processes, it is difficult to model the transistor's current and transconductance accurately by the square law equation because of many short channel effects. Generally, hand calculation based on the square law is not sufficient. Therefore, the g m / I d method, which is similar to the look-up 
where P 0 denotes the mobility of low-field, X sat is the saturated velocity and T is a fitting parameter. Besides, the transconductance g m can be expressed as
According to (1) and (2) 
B. The Design Guideline of Preamps
The primary specifications and parameters of the preamp are gain, common-mode voltage and output bandwidth. The output of a preamp is connected to the input of the next-stage preamp (See Figure 3) . Assume the sizes of the preamp and the next-stage preamp are the same. First, we let C w be the ratio of output capacitance to the width of M1 and M2 (C out / W M1,2 ). Due to 3) The common-mode voltage V CM of the output and input must be the same. According to Ohm's Law, we can get
Besides, the relation between V ds of M 3 and V gs of M 1 is
The output bandwidth is a function of R 1 and the output capacitance:
Multiply both sides of (4) by g m and then substitute (3) into it:
Finally, substitute (3) into (6):
Because the gain is determined by specifications and C w is constant, by (8) we can recognize the bandwidth is inversely proportional to W 1 / g m and 1 / (V gs1 -V t ). Clearly, the larger V gs1 results in the larger bandwidth. Even if the power scaling is used, the analysis is effective because the power scaling can be regarded as the reduction of C w .
However, V gs1 can not be too large. If we increase V gs1 in the same current condition, the g m / I d is decreased because of the qualitative analysis based on the square law equation. By (7), V CM is reduced in the fixed V DD and gain with the increment of V gs1 . Equation (5) 
IV. EXPERIMENTAL RESULTS
The proposed flash ADC is fabricated in a 0.13-Pm CMOS process, and the chip microphotograph and the floorplan are shown in Figure 4 . The total power consumption is 112 mW, and all the preamps in this flash ADC contribute about 90 mW. The FFT spectrum at input frequency of 1MHz and sampling frequency of 1 GHz is shown as Figure 5 , and the SNDR is 32.81 dB. The plots of input frequency versus SNDR at sampling frequency of 700 MHz, 800 MHz and 1 GHz are shown as Figure 6 . At low input frequency, this ADC achieves higher than 5 bit at 1 GS/s, and the ERBW is higher than 500 MHz at 700 MS/s. The measured DNL and INL are shown in Figure 7 and Figure 8 . The measured DNL and INL are both lower than 1.1 LSB. The specifications are listed in Table I . Because this architecture doesn't adopt source follower for track-and-hold function, the input signal range is not limited.
V. CONCLUSION
This proposed ADC uses the preamp design guideline to determinate the bias condition of the preamps. Under this bias condition, the preamps achieve low-power and high-speed. According to the experimental results, the input bandwidth and the accuracy of this ADC are high enough for communication applications. 
